Multiprocessor, relaxed memory consistency models, delayed consistency, verification, symbolic state model State-based, formal methods have been successfully applied to the automatic verification of cache coherence in sequentially c onsistent systems. However, coherence in shared-memory multiprocessors under a relaxed memory model is much more complex to verify automatically. With relaxed memory models, incoming invalidations and outgoing updates can be delayed in each cache while processors are allowed to race ahead. This buffering of memory accesses considerably increases the amount of state in each cache and the complexity of protocol interactions. Moreover, because caches can hold inconsistent copies of the same data for long periods of time, coherence cannot be verified by simply checking that cached copies are identical at all times. This paper makes two major contributions. First, we demonstrate how to model and verify cache coherence under a relaxed memory model in the context of state-based verification methods. Frameworks for modeling the hardware and for generating correct memory access sequences driving the hardware model are developed. We also show correctness properties which must be verified on the hardware model. Second, we demonstrate a successful application of a state-based verification tool called SSM for the verification of delayed protocol, an aggressive protocol for relaxed memory models. SSM is based on an abstraction technique preserving the properties to verify. We show that with classical, explicit approaches the verification of cache coherence is realistically unfeasible because of the state space explosion problem whereas SSM is able to verify protocols both at both behavioral and message-passing levels.
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Introduction
In this paper, we develop the framework to verify automatically and formally cache coherence protocols under relaxed memory models using formal, state-based approaches. We also demonstrate the feasibility of verifying such cache protocols by applying a state based verification tool called SSM (for "Symbolic State Model") [25] to an aggressive cache protocol under relaxed memory models, called the delayed protocol [10] . The delayed protocol is an aggressive implementation of release consistency [14] , in which the sending of invalidations and the effect of received invalidations are deliberately delayed until the next release and the next acquire respectively. (Releases and acquires are synchronization primitives to order accesses of concurrent processes sharing writable data.) As compared to protocols under a strong memory model [9, 18] , the performance improvements of the delayed protocol stem from the more effective use of store buffers, the more aggressive pipelineing of memory accesses, and the reduction of false sharing effects [11] .
State-based, formal methods have been successfully applied to the automatic verification of cache coherence under a strong memory model [16, 17, 26] . Under a strong memory model, memory accesses in the verification model are limited to loads and stores. In every step of a statebased verification model, any processor can issue a load or a store unless it is blocked due to a prior pending access and the issuance of a memory access is not restricted by the states of other processors. Coherent accesses to a memory block, even to different words in the block, are serialized and the verification problem is simplified by assimilating a memory block to a single word since the coherence unit is a memory block [21] .
The verification of cache coherence under a relaxed memory model is much more complex. First of all, the sequence of memory accesses driving the system cannot just be any arbitrary sequence of loads and stores. Consider the execution of figure 1 in a system with a relaxed memory model [1, 2, 9, 14] . The write by p 0 and the read by p 1 are ordered by paired Test&Set and Unset synchronization accesses. Since the read of p 1 cannot complete before the write of p 0 due to the explicit synchronization, p 0 does not need to block at the write waiting for the invalidation of p 1 's copy. The only requirement for a correct execution is that the value written by p 0 becomes visible to p 1 before p 1 reads it. To enforce this requirement the hardware relies on lock accesses. The invalidation can propagate from p 0 to p 1 when p 0 releases the lock (Unset) and must reach the cache of p 1 when p 1 executes the acquire (Test&Set). To verify cache protocols in such systems, the model must take into account synchronizations on top of regular data accesses. In the execution sequence of figure 1, p 1 is allowed to issue its read only after p 0 and p 1 have performed their Unset and Test&Set respectively. Clearly, the state expansion process of a state enumeration method must be restricted to generate only such legal sequences of reads, writes and synchronizations.
Second the hardware to model is much more complex. It includes buffers for stores and invalidations, write caches and lockup-free caches. These additional mechanisms must be modeled by simple constructs in the hardware model and considerably increase the amount of state associated with each cache. Thus they greatly contribute to the state explosion problem plaguing statebased verification approaches.
A third problem is how to model and formulate the condition of data coherence. In many protocols [3] , if a cache block is in the "shared" state, an implication is that other processors may have cached the block and all copies are identical to the main memory copy. This semantic relation between cache states and data copies is not guaranteed in a cache protocol under a relaxed memory model. We cannot rely on checking if all individual cache states are compatible [20] . Because the enforcement of data consistency is delayed until synchronization points, caches may have data copies with incoherent values for long periods of time. Even if a block is still accessible in a cache, some of its words may be stale and, in general, the effective state of a word within a block is different from the state of the block. The verification model must track the states of the block and of its words. Once these problems are solved we must adopt a verification strategy such that protocols for system of realistic sizes can be verified. We will show that classical, explicit state-based methods fail in this regard for systems with relaxed memory models. By contrast we will also show that the sate-based verification method based on symbolic state models (SSM) can successfully verify coherence at both behavioral and message-passing levels. SSM [21] was conceived specifically for the verification of cache protocols. It verifies cache protocols by exploring the state space of a protocol as in conventional state enumeration methods [15] , but it exploits the symmetry and homogeneity of cache-based systems to reduce the size of the state space.
In traditional state-based methods, the behavior of the caches is specified by homogeneous, local finite state automata (representing caches) interacting through the coherence protocol. Each and every cache is specified individually in the model. Let M be the global state machine in this explicit model. M is the composition of all local state automata (caches) and its state is called the global state (or system state). To simplify the global state and reduce the complexity of the search, the SSM provides a set of abstraction constructors to represent global states in M concisely, without tracking the exact number of caches in particular states. The state space of the reduced finite state machine in SSM denoted M r is much smaller than the state space of M. The verification of complex protocols on M r is more feasible than on M because the verification time and the amount of memory to store global states are drastically cut. In contrast to other approaches [24] , SSM enables the verification of cache protocols for any system size while avoiding the state space explosion problem [15] . This paper makes two major contributions. First, we demonstrate how to model and verify a cache protocol under a relaxed memory model in the context of state-based verification methods.
Three components are needed in a verification procedure for cache protocols: a model of the hardware, a model for the memory access sequences driving the model and a set of correctness conditions to verify. We show how to model complex latency tolerance mechanisms such as invalidation and store buffers, write caches and lock-up free caches. This general modeling approach can be extended to other protocols under relaxed memory models such as protocols with delayed updates instead of invalidations. We also show how to generate correct sequences of memory accesses compatible with relaxed memory models. Such sequences must include not only loads and stores but also synchronization accesses. We show correctness properties which must be verified on the 5 hardware model in order to verify coherence.
Second, we demonstrate a successful application of SSM for the verification of the delayed protocol, an aggressive protocol for relaxed memory models. The verification is done at two levels: the behavioral and message passing levels. In both cases we show that SSM, which is based on abstraction technique preserving the properties to verify overcomes the state space explosion problem which is typical of current state-based approaches for protocols under relaxed memory models.
The paper is structured as follows. In the next section, we present an overview of the protocol used in this paper to demonstrate the methodology and is called the delayed protocol. In section 3, we establish a verification model for the protocol. An important element is an execution model for data race free (DRF) programs [1, 2] . This execution model ensures that the protocol state machine is driven by legal sequences of memory accesses (figure 1). In section 4, we develop the framework of the SSM method applicable to the protocol and we describe our verification tool in section 5. Sections 6 and 7 include the verification results and section 8 is the conclusion. 
The Delayed Protocol
The delayed protocol [10] is the target protocol to demonstrate the verification methodology proposed in this paper. The verification model includes features found in a wide spectrum of designs and is general enough to apply to other protocols under relaxed memory consistency models. Figure 2 shows a simplified architecture model with a shared memory and private caches [6] . Every memory block has a directory entry which maintains the global state of the block and a full-map presence bit vector. The presence bit vector points to the processors with a cached copy.
System Configuration
Every processor has a cache, an Invalidation Send Buffer (ISB) and an Invalidation Receive Buffer (IRB). The ISB keeps blocks that have been modified locally but are not owned locally and the modified words in each block are marked by dirty bits; it could be implemented as a write cache or as part of a lockup-free cache [12] . The IRB is a buffer for received invalidations 1 . Cached copies with pending invalidations in the IRB are considered Stale and are still accessible until the next lock 2 executed by the local processor and the updated blocks in the ISB are propagated to memory at the next unlock. In such a system, accesses to synchronization variables are treated differently that regular shared variables and the delayed protocol only applies to regular, nonsynchronization data accesses.
Cache states and Algorithm
Every cache block can be in any one of four states: Invalid, Keeper, Stale, and
Owner [10] , with the following meanings: A Keeper copy is loaded into the cache on a read miss, a block copy is Stale when a pending invalidation is in the IRB, and an Owner copy implies that the local copy has been modified. Because invalidations are not performed on-the-fly, an Owner copy does not necessarily mean an exclusive copy in the system but the Owner is responsible for providing the copy in response to other processors' misses. Local modifications are buffered in the ISB even if the block is invalid in the cache, which means that a miss in the cache must check the ISB before issuing a request to memory. This leads to complex definitions for cache misses and hits in a processor node. A brief description of the protocol is outlined below for completeness. Detailed explanations of coherence messages and transactions can be found in [10] and in [26] . The following description is from the perspective of local cache C i . C j is a generic cache other than C i .
Read hit.
No coherence action is taken.
2. Read miss. If C j has a data copy in the Owner state, it must update memory with its data copy.
The memory then sends a copy to C i . If no Owner exists, memory directly supplies its copy to 
Verification of the Explicit Model
In this section, we describe the global state machine M used in the verification of the explicit model. We also specify the coherence conditions to verify on the model. In the next section we will show how to abstract this explicit model to form machine M r used in the SSM.
The verification model for M is a finite state transition system, which in general can be defined as follows. Given the general definition 2, we need to identify the elements of the model, in particular, the set of state symbols A in order to represent the system correctly. Also, the verification model must incorporate rules for 'correct' programs.
Execution Model
Correct programs for systems with relaxed memory models must be DRF1 [2] . In DRF1, conflicting memory accesses must be explicitly synchronized. (Two memory accesses to the same address are deemed conflicting if at least one of them is a store.) In the verification model, the global state machine M must be steered by access sequences compatible with DRF1. To generate such sequences the execution model in the verification keeps track of each processor's execution mode.
The mode of each processor is defined with respect to a data word (a data word is the smallest addressable unit of memory) and transitions between modes are specified by a state diagram for each processor and each data word, as shown in figure 3 . There are three possible modes for each data word and each processor:
1. Semi-Critical Section Mode (SCS). In this mode, the processor may execute read accesses only. To support concurrent readers, processors in mode SCS do not prevent other processors in mode SCS from reading the shared data. A processor may enter the SCS mode provided no other processor is in the CS mode. A processor exits the SCS mode by executing an unlock.
Critical Section Mode (CS).
A processor in mode CS is the only processor allowed to read or modify the shared data. When a processor is in mode CS, all other processors must be in the OUT mode. A processor may enter the CS mode provided no other processor is in the SCS or CS mode. A processor exits the CS mode by executing an unlock.
Out Mode (OUT)
. When a processor is in the CS mode, all other processors must be in the OUT mode and cannot access the shared data. Several processors may be in mode SCS while others in the OUT mode. Any read or write by a processor in the OUT mode must be preceded by a lock; if another processor is in mode CS, the lock cannot be executed before that processor exits In [23] , we proved that the above model correctly forces processors to issue sequences of memory accesses in conformance with DRF1 programs. The proof is quite trivial and we omit it here.
Modeling Data Words and Automaton States
Because coherence is a property bearing on each and every cache block taken separately, the verification procedure must deals with one memory block. Extending the model to multiple blocks is straightforward, but there is no compelling reasons to model multiple blocks at the protocol level 3 . Interferences between different memory blocks only occur on cache replacements. We can always model replacements by assuming that the block we track in the verification procedure may be removed from the cache at any time.
Because critical and semi-critical sections protect individual words and not cache blocks, the data block is split in two parts, wd 1 and wd 2 . wd 1 is the word in the block which we track for data consistency. Concurrent accesses to wd 1 are restricted by the rules of DRF1. The rest of the block, wd 2 , has an arbitrary size greater than or equal to one word. Modeling wd 2 is important because the state of wd 2 can affect the state of wd 1 .
Overview of the Global State Machine M
To summarize, the local finite state automaton of each cache in the global state machine M 3. In this paper, we only consider functional errors of the cache protocol. Accesses to multiple memory blocks can cause additional implementation errors such as deadlocks by circularly holding resources, but it is out of the scope of this paper. 4 , where isb ∈{isb00, isb01, isb10, isb11}. Each of these four states specifies one of four possibilities: 1) no entry in the ISB, 2) wd 2 dirty in the ISB, 3) wd 1 dirty in the ISB, and 4) both wd 1 and wd 2 dirty in the ISB.
OUT CS SCS

The Invalidation Send Buffer (isb) state
3. The processor mode (ps), where ps ∈{OUT, SCS, CS}. Mode CS indicates that the local processor is in the critical section and has the right to modify wd 1 . Processors in SCS are allowed to read wd 1 and processors in OUT cannot access wd 1 at all.
The notation used to specify the automaton of each cache is .
In addition to the above elements, we augment each cache automaton with auxiliary data variables (called the cache data status):
1. cwd 1 keeps track of the value of wd 1 in the cache copy.
2. isbwd 1 keeps track of the value of wd 1 in the ISB.
The cache data status takes values from the domain {nodata, fresh, obsolete} and emulates the data part of the protocol semantics. When a processor modifies wd 1 , its own cwd 1 becomes fresh while copies of cwd 1 in other caches and in memory become obsolete. Data transfers are emulated by assigning the value of the data status of some cache to the data status of other caches.
The value of wd 2 is not modeled because the role of wd 2 is limited to modeling the changes in the states of wd 1 caused by accesses to wd 2 .
The global state machine also includes the memory directory state denoted by m. A single global variable called the memory data status mwd 1 ∈{fresh, obsolete} holds the value of wd 1 at the memory. To avoid laying out all the details of the memory states in this paper, we refer the reader to [26] for a complete description of the protocol. The generic notation for a global state in an explicit system with n caches is:
4. The state of IRB is already embedded in the cache state. Remember that a stale copy indicates a pending invalidation in the IRB. Actually we advocate implementing the IRB with a stale state in the cache [10] . Finally, the set of operations triggering state transitions in the global state machine are:
1. read and write accesses to wd 1 (wd 2 ), 2. lock and unlock synchronization accesses, 3 . remisb (removal of the block from the ISB),
4. remirb (removal of the entry in the IRB and invalidation the block in the cache), and
repl (block replacement).
Read, write and synchronization accesses are restricted by the DRF1 model. All other operations including remisb, remirb, and repl can be executed at arbitrary times. remisb and remirb model a realistic implementation with ISB and IRB of finite capacities. Since they trigger the same actions as lock and unlock, they can also be used to model occurrences of synchronization accesses.
Model for Data Consistency and Detection of Inconsistency
To verify data consistency, the model keeps track of the values of data copies explicitly, as described in section 3.3. Data inconsistency is reported when a processor is allowed to read data with obsolete values.
Definition 3 (Detection of Data Inconsistency) By tagging all data copies with values in the set
{nodata, fresh, obsolete} and emulating data transfers, data inconsistency is detected when a processor is allowed to read data with obsolete values.
Specifically, in the verification procedure, we check the following two conditions for every global state reached by M and for all processor p i which can read wd 1 (i.e., p i is either in the CS or in the SCS mode)
1. If p i 's cache copy is valid, then the copy must have the value fresh.
If p i 's cache copy is invalid but a valid ISB entry exists, the ISB copy must be fresh.
The above two conditions are safety properties that must be true in all global states. The check of data consistency on wd 1 can be generalized to all other memory locations by symmetry [16] . Data consistency is checked only when a data copy can be accessed and therefore obsolete data copies can exist as long as they are not accessible.
Verification by Symbolic State Model (SSM)
The explicit model is now fully specified. However, as we will see, its verification is not feasible for systems of practical sizes. In order to make realistic protocols verifiable we must drastically reduce the size of the state space.
One possible approach to do this is based on system symmetry. Cache-coherent, sharedmemory multiprocessor systems such as the SGI Challenge [13] are symmetric, which implies that contexts of processors can be swapped without affecting the correctness of the system. Given a protocol model of n processors, the symmetry property reduces the size of the state space by a factor of n!. However, for complex protocols, this reduction is not sufficient in general to avoid the state space explosion problem [24, 25] .
To further reduce the size of the state space, we take a different approach. We observe that, in most existing cache protocols [3, 6, 10],
1. The behavior of every cache is specified by the same finite state machine (Therefore, caches in the same state move to the same next state in response to the same inputs.), and 2. When contending writes are posted, only one can progress at a time, but multiple concurrent reads are allowed.
The implication of the above is that the exact number of caches in the same state is irrelevant to protocol correctness. For example, whether there are 1, 5 or 200 caches in the shared and
clean state is not relevant. All these copies respond identically to memory events triggered elsewhere in the system. Similarly, we need to single out the cache which owns the cache block and is responsible for providing data to other processors which access the data and miss. Taking advantage of these observations, the SSM maps system states to more abstract states which do not keep track of the exact number of copies. In the balance of this section we show how this can be done successfully.
In general, we need first to identify an abstracted state transition system with the following properties.
Correspondence of State Transition Systems
Consider a state transition system M: (s 0 , A, S, Σ, δ). Our goal is to find a more abstract state transition system M r : (s 0r , A, S r , Σ, δ r ) such that M r corresponds to M and S r is much smaller than S. Importantly, M r must preserve the properties to verify. Error states of M must be mapped into error states in M r in the context of the correctness properties to verify.
Formally we define this correspondence as follows. Our definition of correspondence relation between two automata is similar to the simulation relation based on possibility mapping in [19] . However, the fundamental proof tactic is different. In [19] , the idea is to prove that an automaton Imp simulates another automaton Spec in the sense that every correctness conditions satisfied by the behavior of Spec is satisfied by the behavior of Imp. It is based on a concept of hierarchical refinement that the low-level description by an automaton Imp is a correct implementation of a high-level abstraction (specification) by an automaton Spec.
Definition 4 (Correspondence)
By contrast to hierarchical refinement of proving that one automaton is a correct implementation of another, we mean to reduce the size of the automaton on which the correctness conditions are evaluated. During the process, we convert the structure of an automaton to a corresponding automaton by notations with more powerful expressiveness.
We now present the set of repetition constructors which will enable us to group together sets of states to form superstates.
SSM Abstraction
Abstract State Representation
In SSM repetition constructors are used to represent global states [21] [22] [23] . In this paper we will use the following set of constructors:
Definition 5 (Repetition Constructors) Composite state containment is an important characteristic of SSM, which leads to a large reduction in the size of the state space expansion.
State Containment Relation
The repetition constructors in SSM are ordered according to the set of states they represent.
The resulting orders are 1 < * and 0 < *. This leads to the definition of state containment. In section 4.3, we will prove that the SSM yields a monotonic containment relation such that, if S 1 ⊆ S 2 , then . We will also show that the abstract state machine M r based on SSM is efficient and accurate for detecting protocol errors.
Since SSM directly expands composite states instead of explicit states, transitions triggered on composite states are now specified.
State Expansion Rules and Algorithm
Consider the general form of a composite state . The set of operators applicable to composite states during the state generation process is defined as follows, where '/'
signifies "or" selection, '→' means a transition and Q is a generic term grouping local state machines of no direct interest. , where r ∈[1, *]. All automata in the same state will move to the same next state in response to the same inputs.
3. One-step Transition:
where all machines not in state (a) (Q, q 1 ) → τ (Q, q 2 , q 1 0 ), and
5. Progress Transitions:
These two rules deal with transitions → τ leading to different protocol behaviors on empty and Generally speaking, the one-step transition rule is sufficient to carry on the expansion.
Nevertheless, to speed-up convergence in a series of transitions, we have introduced the N-step
rule. An N-steps transition consists of a chain of one-step transitions:
The same transition q 1 → τ q 2 can be applied an unlimited number of times as long as there are Note that the progress rule is an extension to our original work [21] and is only needed when memory accesses are modeled as non-atomic operations [25] .
Monotonicity
Given the framework of SSM, we can prove that the expansion rules are monotonic opera- Proof: We only need to consider the effect of applying τ to machines in state q i in S 1 and S 2 . To simplify the notation, all classes q j (j ≠ i) are lumped in Q. Provided q i → τ q k , the following two states are generated when a one-step transition rule is applied to S 1 and S 2 .
(1). Proof: This is an immediate result of lemma 3. u
Because of the property of monotonicity, we only need to keep track of composite states which are not contained by any other state. The final output is a set of essential states.
Definition 8 (Essential State) Composite state S is essential if and only if there does not exist a distinct composite state S such that S ⊆ S.
It should be pointed out that the generation of essential states terminates as soon as any logical protocol error is detected, since expanding error states, which lead to unpredictable states, is practically meaningless. At the end of a successful expansion process, the (explicit) state space is partitioned into several families of states (which may be overlapping), each represented by an essential composite state.
Correspondence Between State Enumeration and SSM Model
Now that we have shown that the SSM expansion is monotonic, we need to prove that a correspondence relation exists between the abstract SSM state transition system M r : (s 0r , A, S r , Σ, consistency. For this purpose, we first define the correspondence relation ϕ. 
Discussion
In this section we want to address a few issues that have been raised over time on the accuracy of the SSM abstraction for detecting data inconsistencies. The SSM method belongs to the class of methods using abstraction [5, 7, 8] ; it maps a concrete finite state automaton (M) to a more abstract and small state automaton (M r ). It was shown that abstraction mappings are normally conservative [7] . They preserve invariant properties, but might report false errors because the abstract models could cover behavior not possible in the original machine. In particular, properties such as liveness formulated with the existential path quantifier may not be preserved.
Given these known shortcomings, a particular abstraction mapping must be powerful and accurate enough to verify important, global properties such as data consistency. Theorem 4 shows that the SSM abstraction does preserve the global invariant property of consistency. Verification based on M r is at least as accurate as verification runs based on M for the detection of data inconsistencies. Importantly, since M r is independent of the system size, the verification of M r could discover protocol errors that may go undetected in M with a small number of processors [22] .
The question remains whether the SSM abstraction developed in this paper may report false errors, or whether it is an exact approximation of the concrete model [7] . In [17] , Ip and Dill argue that our SSM abstraction may report false errors. For example, an explicit state (I, S, S) with one invalid and two shared copies is covered by (I, S * ) in SSM; however, (I, S * ) also covers states with more than two shared copies. As a result, false errors may be reported because an SSM metastate covers many explicit states, including states which may not exist in a (finite) explicit model.
The answer to this argument is that the SSM abstraction cannot check properties depending on the exact number of processors. SSM demonstrates the correctness of a cache protocol for any number of caches in the system. It is conceivable that a flaw in a protocol never manifests itself in systems with up to N processors. Thus, if one wants to build machines with less than N processors, the verification based on SSM may over-constrain the design of the protocol. On the other hand, depending on the value of N, it may be impossible to verify the protocol with the explicit model because of the state space explosion. Furthermore, it may be unwise to design protocols that only work for small numbers of processors.
In the most generic form, one can imagine an explicit model with a starting state such as . The number of exact instances of machines in state q 1 is in the range of 0 to infinity.
Without loss of generality, the case of null instance reflects a system without any cache. Allowing a cache protocol to operate in a system without any cache is practically meaningless, but harmless. to the condition defined in [17] , namely that transitions from the new state are independent of the exact number of machines grouped in a particular state. In the example above, if the protocol behavior is different when one or multiple instances of q 2 exist, the above chain of transitions must be disallowed. Logically, the * constructor characterizing the number of copies of q 2 is explicitly broken into several less abstract constructors, covering 0, 1, or multiple.
The MOSEI protocol [27] is a classic example. The number of data copies in the "shared"
state determines whether a data block returned on a load miss is loaded in the "exclusive" state or in the "shared" state. Therefore, the SSM model must distinguish the case of null copy in the "shared" state from the case of at least one or multiple. Other examples include the Illinois protocol, the Firefly protocol [3, 21] and the S3.mp protocol [22] which all have transitions sensitive to the number of caches in a particular state.
Applying the progress rule requires special attention as well. Essentially, the progress rule captures the protocol behavior for the propagation of invalidations (To simplify this discussion we limit ourselves to write-invalidate protocols, but the same argument would apply to updates in a write-update protocol.) Before a write can successfully complete, all other cached copies must be invalidated. The progress status of a write depends on whether there are cached copies. would seem that the state should be denoted as , which excludes the null case for , because the path being taken assumes a non-empty class of . However, for protocols such as the delayed protocol and many other existing protocols, all the caches to be invalidated behave the same way by acknowledging their invalidation. As long as a group of caches must be invalidated, we really do not care about their exact number. As a result, we avoid complicating the model by excluding the null case.
To emphasize, the SSM abstraction does not alter the state transition functions. State transitions are always defined by the cache protocol semantics rather than by the SSM abstraction. The SSM abstraction is just a concise representation for the state space of a system composed of many identical finite state processes and it never collapses states in a way that could eliminate or modify protocol transitions.
Finally, in our previous work [21, 25] we introduced an additional constructor called Plus (+), indicating one or multiple instances. The starting state is corresponding to explicit states . Operations are not performed on the null case. Since + is covered by * and operating on null is harmless, the accuracy of SSM in detecting data inconsistency errors is not affected by dropping +. In the following, we will refer to SSM schemes with or without the plus constructor as SSM-+ and SSM-*. Also in sections 6.2 and 7.1, we will show that a significant reduction of state space is achieved by the elimination of the + constructor.
The SSM Verification System
We have developed an automated verification system based on the SSM [25] . The system consists of a high-level description language and an automated verifier. In the SSM system, users describe their protocols at the level of finite state machines. Global states are composed of state variables defined by the users. State transitions among global states are specified by a set of transition rules. Each rule consists of guarded statements: it is associated with an enabling condition and it is applicable only when its enabling condition is true. The language is block structured and supports a rich subset of statements found in common programming languages, including basic assignments, if-then-else conditionals, switch-case selections, for-loops and procedure calls. Figure 6 shows the state declarations for the delayed protocol under atomic memory accesses. The state model was developed in section 3.2. The processor environment represented by the structure Proc is the basis of abstraction. Figure 6 also shows that transition rules applicable to all Procs are collected in a "RuleSet". We show the example of the rule for reading word wd1 when a processor is either in the SCS or in the CS mode. When the cache copy is valid or when the data is present in the ISB buffer, the copy must be "fresh". Otherwise, a violation of the assertion will cause the SSM system to report an error and start backtracking. The actions taken on the read miss are modeled by changing the values of state variables. Note that in its current form, the tool requires the users to provide information about which expansion rule (e.g., one-step or Nsteps)
should be taken. Figure 6 . Example Code in the SSM System.
The protocol description in the SSM language is not directly executable. The description is first translated into a verifier written in C, which is then compiled to generate an executable image. The verifier uses the symbolic state expansion algorithm to explore the state space of the protocol exhaustively. Figure 7 . SSM Environment.
In its current status, the SSM verifier checks safety properties specified by the user. These properties must be respected in every state. The user normally inserts in-line assertion statements in the description program as shown in figure 6 . When an assertion is not satisfied, the current state is reported as an erroneous state. In addition to in-line assertions, the users have all the flexibility to add sophisticated procedures for error detection. For instance, one can examine every newly generated state by calling procedures for checking errors at the end of state transitions. One such procedure for the delayed protocol model is to check if a processor can access obsolete data (sec- At the occurrence of an error, the verifier terminates and reports a trace leading from the initial state to the error state. The verification procedure with the SSM system is illustrated by the flow diagram in figure 7 .
Because the SSM abstraction does not maintain the identity of processes, it cannot check properties referred to specific processes. isfied. In existing cache protocols, it means that a "shared" copy is always procured after a read miss, and a "dirty" copy after a write miss. The checking procedure work as follows. Assume that the global state graph is built on top of the final set of essential states and the starting state is (Invalid * ). We logically tag one of the caches in the Invalid class of automata, and traverse through the state graph following the transitions. In it current status, the tool does not check the livelock case as described, but it checks simple deadlock states, which are states with no successors other than themselves.
The SSM system verifies protocols completely by exploring all reachable states and always terminates. However, the SSM system also allows users to run the system in bounded-memory simulation mode. The major difference between verification and simulation is that the verifier never terminates in the simulation mode: The state expansion paths are randomly selected, and hence, there is no guarantee that all reachable states are generated. The simulation mode can be very useful when the available memory is small and the verification cannot be completed due to limited memory size. The idea behind bounded-memory simulation is to approximate the quality of a complete verification by maximizing the utilization of available memory. When the SSM system is executed in this mode, users must specify the maximum memory size which can be used to store state information. The SSM verifier initially runs as usual as a verification tool. When the SSM system consumes memory in excess of the available memory, some states stored in the history list or the list of unexpanded states are removed in order to meet the memory constraint.
Verification at the Behavioral Level
In this section, we present the results of applying the SSM system to verify the delayed protocol. We first verify the delayed protocol at the behavior level by assuming atomic memory accesses, namely, protocol transitions happen instantaneously in zero time. After showing that the delayed protocol has correct behavior, we verify a design of the delayed protocol at the more detailed, message-passing level for systems with non-ordered interconnections. In this case, memory accesses are non-atomic and cache coherence is achieved by exchanging messages among pro-cessors.
To evaluate the efficiency of the SSM method, we have also applied the Stanford Murϕ system [16] For all verification runs, we start the expansion process in an initial state in which no cache has a block copy and all processors are in the OUT mode, prevented from accessing wd 1 . Thus, the initial state is in SSM-+ and in SSM-*.
Behavioral Correctness of the Delayed Protocol
Before reaching the conclusion that the delayed protocol presented in [10] is correct, several errors were found. These errors arise from ambiguities in the informal protocol description [10] . One major oversight leading to confusion is described in the following scenario.
1. Initially, cache C 1 is in the Stale state and cache C 2 is the Owner. Moreover, C 1 is in the critical section for wd1 and an updated copy of wd1 is in ISB 1 .
2. When C 1 exits its critical section, the value of wd1 in ISB 1 is sent to memory, which is updated. Subsequently, an invalidation is sent to C 2 .
3. When C 2 receives the invalidation, it writes its copy back to memory.
4. Upon receiving the write-back message, memory is updated. Thus, the most recent value of wd1 from C 1 is lost.
This error occurred because the literal description of the delayed protocol in [10] does not
give a clear indication of the correct sequence that should be taken to update the memory by writebacks from C 1 and C 2 . An incorrect protocol model was then built and verified to reveal the problem. This experience has convinced us of the importance of formal verification methods which uses formal specification rather than linguistic form to specify protocols. there must be no corresponding entry in the ISB. This property shows an optimization of the protocol to avoid coherence overhead on private data. Updated private data is written back to memory only when the block is replaced.
. This means that, if there is an
Owner, no other caches may be an Owner or a Keeper. This property must be respected because, when a cache procures the ownership of the protocol, the protocol stales all other cached copies.
5. The final property we proved shows that a correct path leading to a fresh data copy always exists:
The above expression means that, if wd 1 is accessible by processor P i , and if neither C i nor the local ISB have a copy, P i can get the correct data from the memory or the remote Owner. Since the memory controller requests the Owner (if any) to write back its copy on a cache miss, the
Owner must have a fresh copy to avoid updating the memory with obsolete data. 
Performance Results
Verification at the Non-Atomic Transactions Level
In this section, we present the verification results for an implementation of the delayed protocol at the non-atomic transactions level for systems with non-FIFO networks. In a non-FIFO interconnection, messages between two nodes are not guaranteed to be received in the same order as they were issued. The protocol is an extension of the behavioral protocol in [10] . In this case, protocol transactions are non-atomic and are accomplished by exchanging coherence messages between processors. Figure 9 shows the abstract verification model of the system. A detailed description of the protocol is given in [26] . In addition to caches, ISBs, and IRBs, each processor is associated with one message sending channel (CH!) and one message receiving channel (CH?) to model the message flow between caches and main memory [25] . We assume that messages are never lost. Of course, the verification at the message-passing level is much more complex than the verification at the behavior level because the number of possible system states is much larger.
, , , ( ) Figure 9 . Abstract Verification Model at the Message-passing Level Note that the search state space of SSM-+ is much larger than that of Murϕ. This is reasonable because the SSM model practically includes more processors. However, the verification time of SSM-+ is shorter. This is because our implementation of the SSM system uses the monotonicity property to remove non-essential states as soon as possible. Consider a current state S and its successors S 1 , S 2 ,.....,S n , which are generated in sequence. Suppose that S ⊆ S k , where 1<k<n.
Performance Results
Because of the property of monotonicity, we know that S, and S 1..k-1 can be removed immediately.
Moreover, S k+1..n do not need to be generated. We simply keep on expanding S k , which will lead to states covering S 1..k-1 and S k+1..n . As a result, we avoid very costly comparisons between a newly generated state and all previous states. Although hashing is used in Murϕ to speed up the comparison operations, the efficiency depends on the rate of hash conflict. When the hash function is not ideal or the utilization of hash table is high, the operations of searching for the state and resolving conflict become expensive. Another reason is that Murϕ encodes state information into bit vectors in order to save memory. Therefore, the modification of state information is more expensive. On the other hand, the state information in SSM is not encoded. For instance, a state variable of boolean type is translated into an enumeration type of two elements {false, true} in the generated C program. In this case, the SSM uses 4 bytes to represent information which could be coded into a single bit. When the state space is small, this is normally not a problem [25] .
To improve the verification time of SSM, we must find optimal expansion paths. Figure 10 shows the number of essential states and the number of unexpanded states kept during the verification. In brief, the state expansion process maintains two lists of global states: a history list and a queue which respectively keeps expanded and unexpanded states. At each expansion step, a state S is popped from the queue and all of its successor states are generated. When a new state is generated, it is compared with all previous states which are kept in the history list and in the queue. If the new state is found (contained in SSM), it is discarded; otherwise it is pushed into the queue for further expansion. The current state S is saved in the history list if it is not contained by any newly generated state.
As shown in figure 10 , the number of states kept in the history list increases rapidly at the beginning, but drops close to the end. Meanwhile, the queue shrinks slowly and steadily. Ideally, the number of expanded non-essential states should be kept to a minimum because they represent wasted work. In the run of figure 10 , about 30% of the expanded states are non-essential. Although it does not show in figure 10 , one can imagine that expanding non-essential states causes larger queue sizes. In the worst case, unexpanded essential states can be buried and wrapped by nonessential states, which prevents essential states from being popped out of the queue and expanded.
Searching for optimal solutions is a common problem for many applications; unfortunately, we do not have an answer.
Finally, we observe that SSM-* cuts the state space of SSM-+ by 98%, which leads to dras-tic reductions of the verification time and memory requirement, at equal verification accuracy. Figure 10 . Efficiency of the SSM Method.
Conclusion
In this paper, we have verified the delayed protocol, which has high complexity even at the behavior level. This protocol delays the sending and receiving of invalidations until synchronization points in a weakly-ordered system. Because the design of delayed protocol covers a wide range of techniques that can be exploited in relaxed memory models for good performance, the verification approach can be applied to similar protocols. This includes protocols designed for systems using write caches [12] which can be verified in the same way because the functionality of write caches is essentially the same as the ISB employed in the delayed protocol.
Although the delayed protocol is complicated, the symbolic verification method effectively reduces the complexity of the verification process by only keeping track of 0, 1, or unknown number of caches in particular states. We have also shown that the set of constructors in SSM can be simplified as compared to previous publication, resulting in much better performance. Interestingly, Ip and Dill have implemented a simplified variation of the SSM method and have reported a successful application of their tool in [17] . The difference is that our method works directly on the abstract state space whereas their tool expands explicit states and then constructs abstract states based on generated explicit states. Therefore, the tool may require multiple runs (adding one more processor to the model in each consecutive run) to reach the complete verification results obtained with our method. In any event, both experiences demonstrate that the SSM method is very effective in verifying complex cache protocols. For further exploration of verification techniques to cache protocols, one can refer to [24] .
